Interrupt Latency Is Not Just a Number
A practical method for measuring interrupt latency and separating masking, cache, and scheduling effects.
Demonstration articleReusable engineering judgment, from registers to the semiconductor supply chain
切换到中文AUTHOR
Independent technical writing for engineers across embedded systems, chips, and the semiconductor industry.
A practical method for measuring interrupt latency and separating masking, cache, and scheduling effects.
Demonstration articleTurn component selection into an auditable, replaceable, and sustainable engineering decision.
Demonstration articleReplace vague suspicions with hypotheses, observations, and disproof so debugging becomes a team capability.
Demonstration articleSchematics are only the beginning; versions, builds, tests, BOMs, and known limits determine reproducibility.
Demonstration article